
130
105
135
110
1
23
1
23
1
1
MUX
MUX
120
150
165
24
24
115
23
23
180
145
160
000...0001
48
140
COUNT
SHIFT
175
170
0
47
1
155
48
48
48
product
125

FIG. 1

T08227 "4795E00T



FIG. 2



FIG 3


160
shift 0/1/2
shift 0/3/6
shift 0/9/18
selector
0
0
0

Intel Ex. 1005, p. 36 of 54



FIG. 5


520
605
Start
610
The position of a delimiter bit contained within a first significand corresponding to the subprecise operand is determined.
620
The compensating summand is calculated utilizing the determined position of the delimiter bit, wherein the compensating summand is initially equal to a second significand corresponding to the non-subprecise operand. (FIG. 7)
630
Return to Stage 530 (FIG. 5)

FIG. 6

Patent Application Publication Aug. 26, 2004 Sheet 7 of 9 US 2004/0167958 A1



FIG. 7